

Fig. 1




OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 1 OF 13



OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 3 OF 13

► HDpc, VDpc ▶ DRGBpc → SCLKpc ARGBpc AD CONVERTER PL 202 204 HDpc, VDpc HDpc +

OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 4 OF 13



OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET <u>5</u> OF <u>13</u>






Fig. 5



OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 7_ OF 13_




OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 8 OF 13

Fig. 8(A)

SD1:VPC, SD2:VS1

Fig. 8(B)

SD1:VPC, SD2:VS2







Fig. 8(C)

SD1:VS1, SD2:VS2

Fig. 8(D)
SD1:VS1, SD2:VPC








Fig. 8(E)

SD1:VS2, SD2:VS1

Fig. 8(F) SD1:VS2, SD2:VPC





OVD CONTROLLER **PROCESSOR** / 10A BUFFER OVL 134 130 SD2 SD1 RESOLUTION CONVERTER CONVERTER RESOLUTION 120A < 118A **SD20 SD10** SELECTOR 116 VS1(A) [RGB] VPC(A) VS2(A) [RGB] ANALOG DECODER ANALOG DECODER BUFFER 114A\ 112A\ 110A\ VS1(A) [C] Fig.9 VS2(A) [C]

OBLON, SPIVAK, ET AL DOCKET #: 204155US2 INV: Kesatoshi TAKEUCHI, et al. SHEET 10 OF 13

SD1 ► HDp, VDp, SCLKp DRGBp CONVERTER <u>a</u> 244 DRGB SCLK AD CONVERTER Γ 240 242 HD, VD ARGB **SD10**

DOCKET #: 204155US2
INV: Kesatoshi TAKEUCHI, et al.
SHEET 11 OF 13 OVD **PROCESSOR** BUFFER OVL OVL 130 OD1 CONTROLLER OVL PROCESSOR BUFFER 134 132 SD2 SD3 SD1 RESOLUTION CONVERTER RESOLUTION CONVERTER RESOLUTION CONVERTER SD30 122 SD20 120 118 **SD10** SELECTOR VPC(D) VS1(D) \ DIGITAL DECODER VS2(D) DECODER DECODER \ DIGITAL DIGITAL 114\ 112

OBLON, SPIVAK, ET AL

Fig. 11

Fig. 12(A)

SD1:VPC, SD2:VS1

SD3:VS2




Fig. 12(B)

SD1:VPC, SD2:VS2

SD3:VS1




Fig. 12(C)

SD1:VS1, SD2:VS2

SD3:VPC




Fig. 12(D)

SD1:VS1, SD2:VPC

SD3:VS2




Fig. 12(E)

SD1:VS2, SD2:VS1

SD3:VPC




Fig. 12(F)

SD1:VS2, SD2:VPC

SD3:VS1




Fig. 13

